Abstract-Systematic design and simulation methodology for hybrid optical transmitters that combine CMOS circuits in a 130-nm process and a traveling-wave Mach-Zehnder modulator (TWMZM) in a 130-nm silicon-on-insulator CMOS process is presented. A compact Verilog-A model for the TWMZM is adopted for the electrooptical simulation. A bond wire model using a high-frequency solver is included for accurate package simulation. The transmitter post-layout simulation result exhibits 5.48-dB extinction ratio, 9.6-ps peak-to-peak jitter, and the best power efficiency of 5.81 pJ/bit when operating up to 12.5-Gb/s non-return-to-zero data. A pulse-amplitude modulation four-level transmitter with a detailed linearity design procedure is presented, which has horizontal and vertical eye openings of 49 ps and 203 μW when operating at 25 Gb/s, and has power efficiency is 5.09 pJ/bit.
I. INTRODUCTION
H IGH-SPEED low-power chip-to-chip interconnects are increasingly being demanded in today's large-scale computing and switching system applications. Electrical I/O devices have reached a bottleneck in efficiently raising the speed up to > 20 Gb/s per lane data communication due to the requirement of complex circuits and systems used to compensate the channel loss and dispersion. It has been proven that optical-fiber links can operate at 10 Gb/s two decades ago, but using sophisticated fabrication processes [1] , which are still not cost-effective today. Recently, silicon-based photonics integration has emerged as a promising solution to overcome these I/O design challenges and has opened wider opportunities for circuit designers to exploit photonic devices for high-speed signal processing [2] , [3] . For a given lithographic generation, the speed of the silicon photonic devices is usually higher than the achievable speed of CMOS circuits in the same process node [4] . Comparable high-speed MOSFETs are not available for the integration on the same die for the commercial silicon photonic process platform, due to which designers have to rely on advanced CMOS process to design faster circuits to electrically interface with the photonic chip. Packaging challenges involved with bonding of the silicon photonic and CMOS die are Manuscript received August 9, 2014 critical to the overall signal integrity performance and should be considered during the early design phase. This continuation of our previous work in [5] attempts to bridge the gap between silicon photonics and CMOS circuits by developing compact models for photonic devices, which are employed in circuit simulations to enable hybrid CMOS photonic system design. This brief focuses on traveling-wave Mach-Zehnder modulator (TWMZM) compact modeling and CMOS circuit design with non-return-to-zero (NRZ) and pulse-amplitude modulation four-level (PAM-4) modulation. The TWMZM is fabricated using a silicon-on-insulator (SOI) photonic process, and the experimental device data are used for compact modeling. Section II describes the Mach-Zehnder modulator (MZM) device characteristics, which are modeled as a Verilog-A compact model for circuit-level simulation. Section III explains the specifications for the driver circuit derived from Section II and discusses the CMOS transmitter (TX) circuit design in detail along with simulation-based verification. Section IV presents a PAM-4 TX that targets at a data rate of 25 Gb/s. Finally, Section V concludes this brief.
II. TWMZM DEVICE MODEL
Silicon-based MZMs typically consume relatively more power (> 1 pJ/bit), are large in size (> 1 mm), and have nonoptimal optical loss (> 3 dB for ON state), but they are tolerant to manufacturing variations, temperature change, and laser wavelength drift [6] . The photonic devices used in this brief are fabricated using the IME SOI integrated photonic process [4] . The idea here is to provide photonic building blocks to realize larger integrated systems, similar to the semiconductor very large-scale integration design, and make them amenable for interfacing with electronic circuits fabricated in standard CMOS processes. A 3-mm-long MZM is used in this design. Each of the MZM arms should be modeled as a transmission line when operating at high frequencies as the propagation delay of the signal in the arm is significant, and thus, the MZM is called a TWMZM. We employ a TWMZM working under reverse-biased p-n junction operation based on the free carrier dispersion mechanism and is illustrated in Fig. 1 . Each of the MZM arms, as shown in the cross section, is called a phase modulator. When the light source, typically at a wavelength of 1550 nm, is split evenly into the two arms, an electrical field forced by the reverse-biased voltage applied on each of the pn junction arms induces a change in the carrier density, which, in turn, induces a phase shift as the optical wave propagates in the MZM arm. When combining the two paths of light together, they interfere either constructively or destructively at the output, depending on the E-field applied on each of the Optical power transmission characteristic of the TWMZM as a function of the phase difference.
MZM arms [5] . The optical power transfer function T opt of the MZM can be derived as
Here, Δφ = φ dc + φ top − φ bot is defined as the absolute phase difference between the two arms. T opt versus Δφ is plotted in Fig. 2 . Furthermore, φ dc should be set to the quadrature bias point to achieve symmetric modulation. This is achieved by an extra length (∼100 μm) of waveguide for one of the arms before the split optical waves reach the phase modulators. A Verilog-A TWMZM model developed in our previous work [5] is used to capture the dynamic electrooptic effects between applied junction voltage and waveguide refractive index (RI) change. The model also includes the propagation delay of the light in the waveguide, the RLGC network of the phase modulator, and nonideal effects of the optical loss and thermooptical coefficient. The reader can refer to [5] for detailed formulas and parameters used in the Verilog-A model. Fig. 3 compares the measured [4] and simulated effective RI changes and p-n junction capacitance versus the applied voltages, showing that the two results are closely matched. The change of RI exhibits a sublinear (square-root-like) dependence on the voltage. It can be observed that the modulation efficiency will be improved when it is modulated at a lower voltage magnitude with a same voltage swing of 1.2 V. The simulated 20-Gb/s optical eye pattern of a 5-mm MZM is shown in Fig. 4(a) , and it closely predicts the optical power levels and extinction ratio (ER) in the eye pattern shown in Fig. 4(b) obtained from RF wafer probing in [4] . The MZM model is used for hybrid circuit-level simulations in the next section.
III. NRZ MZM DRIVER DESIGN
A flowchart of the CMOS photonic design methodology is shown in Fig. 5 . Using a 3-mm-long TWMZM model, an ideal ER of 6.29 dB can be achieved with a 1.3-to 2.5-V voltage drive, as shown in Fig. 2 . Once the drive voltage needed for the required ER is determined, driver design is then followed. A 130-nm CMOS process that features a 1.2-V core device and a 2.5-V I/O device, whose maximum operating voltages are 1.6 and 2.7 V, is employed to implement the driver circuit. Current-mode logic (CML) is the best option to drive large load in high-speed applications [7] . From the previous discussion, it is required that the last stage driver has a minimum 1.2-V voltage swing on each arm of the TWMZM. For speed considerations, the differential pair (diff-pair) should use 1.2-V core devices. For reliability issues, 2.5-V I/O devices (i.e., M 3a and M 3b) have to be cascoded on 1.2-V devices, as shown in Fig. 6 , at the expense of speed. Transistor sizing, bias scheme, and parasitic introduced by the pad and bond wire are all critical design considerations for high-speed circuit design, which will be detailed later.
A. CML Large-Signal Analysis
In order to efficiently use the bias current to obtain the desired voltage swing, the input pairs (M L1,2 and M R1,2 in Fig. 6 ) of the CML driver are operating in the large-signal regime. Three operating regions of the input pair are illustrated along with the dc transfer characteristic, as shown in Fig. 7(a) . The input pairs are both in saturation in region II. In regions I and III, one transistor of the input pair will enter subthreshold, while the other one will stay either in saturation or in triode if its input amplitude is further increased. The rise time of the output voltage is mainly determined by the RC time constant. This delay depends on the charging of the load capacitor by the resistors to the supply rail, and thus, the total capacitance contributed by the current and the next stage should be minimized. The fall time of the output is contributed by the discharging of the load capacitor, during which the transistor transitions from the subthreshold region to the saturation region (it will enter the triode region until V g > V d + V TH when the amplitude is large), with the discharge current reaching close to the tail current. Here, the output slew-rate limitation is alleviated by using a large tail current. The slope in region II can be increased by reducing the overdrive voltage of the input pair [8] ; this will also help satisfy the following equation to maintain the tail current source in saturation [see Fig. 7(b) ]:
B. MZM Driver Design
Open-drain CML with a single termination resistor of 50 Ω at the far end of the TWMZM is chosen for power-saving purposes. A headroom of 250 mV is chosen to satisfy the V dsat of M s . The size of M s is meant to be large due to the requirement of large bias current. Nonideal current source dc characteristic with the displacement current spiking induced by the parasitic capacitance during the fast signal transition needs to be taken into account. In order to efficiently utilize the tail current to achieve the desired 1.2-V voltage swing across the MZM arms, a minimum 0.4-V single-ended amplitude with a common-mode voltage of 1 V is required for the diff-pair to be switched on and off to steer the current into the resistive load. Sizing the diff-pair is a tradeoff between its overdrive voltage and the maximum allowable parasitic capacitance being introduced. In order to carry the desired 24-mA current capability, it would result in a relatively large size for the input pair and the cascoded devices M 3. This is detrimental to high-speed performance. However, the size of M 3 cannot be too small due to electrostatic discharge (ESD) considerations. Thus, there is a tradeoff between TX speed and ESD tolerance. An explicit capacitor is needed for the node V cas to minimize the signal feedthrough due to the parasitic capacitance of C dg,M 3 .
Since the MZM driver consumes large current (24 mA), the resulting diff-pair size is large, thus exhibiting large input capacitance. A predriver stage is therefore necessary [7] to drive the output stage with the required swing and suitably fast transitions. This requires the supply voltage of the predriver to be 1.4 V. Since the gate capacitance of M R2 is about 33 fF and supposing that the V outp1 node has 15-fF parasitic capacitance, including the drain capacitance of M R1 , it requires the load resistance R L to be smaller than 95 Ω to keep the rise time less than 0.125 unit interval (UI). Consequently, a 70-Ω load resistance with 11.4-mA tail current is chosen for the predriver. It also needs a minimum 0.4-V amplitude with a commonmode voltage of 1 V for the predriver diff-pair to be efficiently switched on and off. The size of the prominent n-channel MOSFETs and the resistor values are annotated in Fig. 6 . 
C. NRZ Simulation Results
For high-speed design, it is customary to use the bond pad made with top metal, which is about 32 and 43 fF for CMOS and photonic processes, respectively. Bond wire inductance can be favorably used to absorb a portion of the capacitance at certain frequencies and thus improve the modulator speed. S-parameters based on specific material, dimension, and shape of the bond wires are modeled and extracted using Agilent's Advanced Design System (ADS) tool. The S-parameter file has been imported into the n4port cell from the Cadence analogLib library to model the bond wire effects in the Spectre simulation. The driver circuits with the MZM compact model are simulated using 12.5-Gb/s 2 31 − 1 pseudorandom binary sequence (PRBS) data; the optical eye diagram of the system is plotted in Fig. 8 . The TX achieves an ER of 5.48 dB and the peak-to-peak jitter J pp is about 9.6 ps.
IV. PAM-4 MZM TRANSMITTER DESIGN
If the data rate transmission is doubled up to 25 Gb/s, there is a less than 27-ps eye opening for the NRZ TX in this process due to the bandwidth-limited channel (pad, bond wire, and finite MZM bandwidth). Modulation schemes such as PAM-N can provide improved spectral efficiency to achieve higher data rates. This is conceptually achieved by splitting the MZM into binary-weighted segments [3] , [10] . However, a PAM-4 TX with traveling-wave p-n junction modulators entails several challenges, which are addressed in this brief. The PAM-4 TX design flow follows the same methodology shown in Fig. 5 , except that frequency peaking should be watched for linearity and the segment lengths need to be optimized for output level spacing. The PAM-4 TX shown in Fig. 9 essentially operates as a 2-bit digital-to-analog converter (DAC) that utilizes optical phase-domain summation. The required MZM segment ratio is not exactly 1:2, and we need to consider the fact that the phase change is not a linear function of the voltage and that the optical transfer function is not a linear function of the phase delay. The cumulative phase shift as a function of drive voltage and segment length follows in where Δn eff (V ) is 5.5 × 10 −5 according to Fig. 3 , and λ is 1550 nm. W and l are the differential input binary weighting and segmented length in matrix form, as shown in the following equation: (1) for Δφ DAC . Length vector l is then determined by using (λ/(2πΔn eff ))(
Optimization for the optimal length vector can be modified to include the voltage-dependent optical loss for higher DAC accuracy. For this design, the optimal lengths of the MZM arm segments L1 and L2 are 1.1 and 1.9 mm, respectively.
In order to obtain desired performance, PAM-4 requires an equally spaced magnitude between adjacent four optical levels even operating at very high speeds. Spectre simulation with MATLAB postprocessing plots of the electrooptical (EO) S21 phase-frequency response for the PAM-4 MZM TX, with different termination resistors, is shown in Fig. 10 . With a 50-Ω termination, MZM segments L1 and L2 have 3.04 and 0.63 dB peaking, respectively. By increasing the termination to 70 and 55 Ω for L1 and L2, respectively, and scaling the current accordingly to ensure the same voltage swing, it exhibits 1.71 and 0.33 dB peaking. EO phase S21 bandwidths for CML1 + L1 + 70 Ω and CML2 + L2 + 55 Ω, including bond wire effects, are 14 and 13 GHz, respectively.
With an optical input of 2 mW, the minimum horizontal and vertical eye openings from post-layout simulation are 49 ps and 203 μW at 25 Gb/s, respectively, as shown in Fig. 11 . Comparison with recently reported MZM TX designs is shown in Table I . A 130-nm SOI CMOS process was used in [9] , which can integrate electric and photonic devices. The stand-alone MOS capacitance-based MZM device used in [3] cannot be found on an openly available integrated platform. Furthermore, single-ended CMOS inverter-based drivers in [3] are ill-suited for driving TWMZM at gigahertz speed operation due to signal integrity limitations. A distributed driver-based PAM-N TX has been mentioned by Luxtera but utilizes a proprietary CMOS photonic process [11] .
V. CONCLUSION
A systematic design methodology has been presented in this brief to accurately characterize hybrid CMOS photonic transmitters composed of a CMOS driver IC and a silicon photonic modulator during the early design phase. NRZ and PAM-4 hybrid CMOS photonic transmitters are designed and targeted operating up to 12.5-and 25-Gb/s data rates, respectively. The proposed design and simulation methodology is ideal for complex hybrid circuit design and system-level simulations. It can be extended to include other photonic devices as well.
